

IN THE CLAIMS:

1. (currently amended) A filter circuit for use with a bit pump having a transmit and receive path, comprising:

a noise prediction equalizer configured to generate a noise prediction equalizer coefficient during activation of said bit pump to reduce an intersymbol interference associated with a receive signal propagating along said receive path; and

a decision feedback equalizer configured to generate a decision feedback equalizer coefficient during said activation of said bit pump to reduce said intersymbol interference associated with said receive signal, said noise prediction equalizer reconfigurable to concatenate ~~adapted to be concatenated~~ with said decision feedback equalizer during showtime of said bit pump to form ~~at least~~ a portion of a precoder ~~in associated with~~ said transmit path.

2. (original) The filter circuit as recited in Claim 1 wherein said noise prediction equalizer and said decision feedback equalizer are couplable to a feed forward equalizer during said activation of said bit pump.

3. (original) The filter circuit as recited in Claim 1 wherein said noise prediction equalizer and said decision feedback equalizer are couplable to a slicer during said activation of said bit pump.

4. (original) The filter circuit as recited in Claim 1 wherein each of said noise prediction equalizer and said decision feedback equalizer comprise delay lines associated therewith.

5. (original) The filter circuit as recited in Claim 1 wherein said noise prediction equalizer and said decision feedback equalizer comprise noise prediction equalizer and decision feedback equalizer coefficient arrays respectively associated therewith.

6. (previously presented) The filter circuit as recited in Claim 1 wherein said precoder is a Tomlinson-Harashima precoder and said portion is a feedback filter of said precoder.

7. (original) The filter circuit as recited in Claim 1 wherein said precoder comprises a plurality of taps.

8. (currently amended) A method of configuring a filter circuit for use with a bit pump having a transmit and receive path, comprising:

generating a noise prediction equalizer coefficient with a noise prediction equalizer during activation of said bit pump to reduce an intersymbol interference associated with a receive signal propagating along said receive path;

generating a decision feedback equalizer coefficient with a decision feedback equalizer during said activation of said bit pump to reduce said intersymbol interference associated with said receive signal; and

~~reconfiguring~~ ~~concatenating~~ said noise prediction equalizer to concatenate with said decision feedback equalizer during showtime of said bit pump to form ~~at least~~ a portion of a precoder in ~~associated with~~ said transmit path.

9. (original) The method as recited in Claim 8 further comprising coupling said noise prediction equalizer and said decision feedback equalizer to a feed forward equalizer during said activation of said bit pump.

10. (original) The method as recited in Claim 8 further comprising coupling said noise prediction equalizer and said decision feedback equalizer to a slicer during said activation of said bit pump.

11. (original) The method as recited in Claim 8 wherein each of said noise prediction equalizer and said decision feedback equalizer comprise delay lines associated therewith.

12. (original) The method as recited in Claim 8 wherein said noise prediction equalizer and said decision feedback equalizer comprise noise prediction equalizer and decision feedback equalizer coefficient arrays respectively associated therewith.

13. (previously presented) The method as recited in Claim 8 wherein said precoder is a Tomlinson-Harashima precoder and said portion is a feedback filter of said precoder.

14. (original) The method as recited in Claim 8 wherein said precoder comprises a plurality of taps.

15. (currently amended) A bit pump having a transmit and receive path, comprising:
a modulator, coupled to said transmit path, that reduces a noise associated with a transmit signal propagating along said transmit path;

an analog-to-digital converter, coupled to said receive path, that converts a receive signal received at said bit pump into a digital format;

a decimator, coupled to said analog-to-digital converter, that downsamples said receive signal propagating along said receive path;

a filter circuit, including:

a noise prediction equalizer that generates a noise prediction equalizer coefficient during activation of said bit pump to reduce an intersymbol interference associated with said receive signal, and

a decision feedback equalizer that generates a decision feedback equalizer coefficient during said activation of said bit pump to reduce said intersymbol interference associated

with said receive signal, said noise prediction equalizer being adapted to concatenate
~~concatenated~~ with said decision feedback equalizer during showtime of said bit pump to
form ~~at least~~ a portion of a precoder ~~in associated with~~ said transmit path; and
an echo canceling system, coupled between said transmit and receive path, that attenuates
an echo in said receive signal.

16. (original) The bit pump as recited in Claim 15 further comprising a feed forward
equalizer coupled to said noise prediction equalizer and said decision feedback equalizer during said
activation of said bit pump.

17. (original) The bit pump as recited in Claim 15 further comprising a slicer coupled to said
noise prediction equalizer and said decision feedback equalizer during said activation of said bit
pump.

18. (original) The bit pump as recited in Claim 15 wherein each of said noise prediction
equalizer and said decision feedback equalizer comprise delay lines associated therewith.

19. (original) The bit pump as recited in Claim 15 wherein said noise prediction equalizer
and said decision feedback equalizer comprise noise prediction equalizer and decision feedback
equalizer coefficient arrays respectively associated therewith.

20. (previously presented) The bit pump as recited in Claim 15 wherein said precoder is a
Tomlinson-Harashima precoder and said portion is a feedback filter of said precoder.

21. (original) The bit pump as recited in Claim 15 wherein said precoder comprises a
plurality of taps.

22. (currently amended) A transceiver, comprising:
a framer that formats signals within said transceiver;

a bit pump coupled to said framer and having a transmit and receive path, including:

a modulator, coupled to said transmit path, that reduces a noise associated with a transmit signal propagating along said transmit path;

an analog-to-digital converter, coupled to said receive path, that converts a receive signal received at said bit pump into a digital format;

a decimator, coupled to said analog-to-digital converter, that downsamples said receive signal propagating along said receive path;

a filter circuit, including:

a noise prediction equalizer that generates a noise prediction equalizer coefficient during activation of said bit pump to reduce an intersymbol interference associated with said receive signal, and

a decision feedback equalizer that generates a decision feedback equalizer coefficient during said activation of said bit pump to reduce said intersymbol interference associated with said receive signal, said noise prediction equalizer adapted to concatenate ~~being concatenated~~ with said decision feedback equalizer during showtime of said bit pump to form ~~at least~~ a portion of a precoder in ~~associated with~~ said transmit path; and

an echo canceling system, coupled between said transmit and receive path, that attenuates an echo in said receive signal; and

a controller that controls an operation of said framer and said bit pump.

23. (original) The transceiver as recited in Claim 22 wherein said bit pump further comprises a feed forward equalizer coupled to said noise prediction equalizer and said decision feedback equalizer during said activation of said bit pump.

24. (original) The transceiver as recited in Claim 22 wherein said bit pump further comprises a slicer coupled to said noise prediction equalizer and said decision feedback equalizer during said activation of said bit pump.

25. (original) The transceiver as recited in Claim 22 wherein each of said noise prediction equalizer and said decision feedback equalizer comprise delay lines associated therewith.

26. (original) The transceiver as recited in Claim 22 wherein said noise prediction equalizer and said decision feedback equalizer comprise noise prediction equalizer and decision feedback equalizer coefficient arrays respectively associated therewith.

27. (previously presented) The transceiver as recited in Claim 22 wherein said precoder is a Tomlinson-Harashima precoder and said portion is a feedback filter of said precoder.

28. (original) The transceiver as recited in Claim 22 wherein said precoder comprises a plurality of taps.